EEVblog #1247 - DDR Memory PCB Propagation Delay & Layout

When does PCB propagation delay matter in PCB layout?
Dave goes down the rabbit hole from DIY TTL processor design to DDR memory design and layout.
DDR memory termination.
What is a timing budget? When is it important?
How does signal integrity matter?
When do you have to do serpentine PCB traces to match trace and differential pair lengths?

Micron DDR memory timing budget design:
https://www.micron.com/-/media/client/global/documents/products/technical-note/dram/tn4611.pdf
The CIAA Project https://github.com/ciaa/Hardware/tree/master/PCB/ACC/CIAA_ACC

Forum: https://www.eevblog.com/forum/blog/eevblog-1247-ddr-memory-pcb-propagation-delay-layout/

#PCB #Layout #DDRmemory

Bitcoin Donations: 38y7DE8HEHNj8fGDtUr4PkCn9nWxiorvvy
Litecoin: ML7oQokTwB38bgzzjLDbRV97HKAHuwRfHA
Ethereum: 0x11AceA38DCA9DbFfB4F35f3F746af65F9dED28ce

EEVblog Main Web Site: http://www.eevblog.com
The 2nd EEVblog Channel: http://www.youtube.com/EEVblog2

Support the EEVblog through Patreon!
http://www.patreon.com/eevblog

AliExpress Affiliate: http://s.click.aliexpress.com/e/c2LRpe8g
Buy anything through that link and Dave gets a commission at no cost to you.

Stuff I recommend:
https://kit.com/EEVblog/

Donate With Bitcoin & Other Crypto Currencies!
https://www.eevblog.com/crypto-currency/

T-Shirts: http://teespring.com/stores/eevblog
Likecoin – Coins for Likes: https://likecoin.pro/@eevblog/dil9/hcq3